Implementation of SVPWM control on FPGA for three phase MATRIX CONVERTER

Vagicharla Karthik\textsuperscript{1}, and Pramod Agarwal\textsuperscript{2}

\textsuperscript{1}Department of Electrical Engineering, Indian Institute of Technology Roorkee, Roorkee, India
Email: karthikbec@gmail.com

\textsuperscript{2}Department of Electrical Engineering, Indian Institute of Technology Roorkee, Roorkee, India
Email: pramgfee@iitr.ernet.in

Abstract—This paper presents a simple approach for implementation of a Space Vector Pulse Width Modulation (SVPWM) Technique for control of three phase Matrix Converter (MC) using MATLAB/Simulink & FPGA Software. The Matrix converter is a direct AC/AC Power conversion without an intermediate DC link. This converter is inherently capable of bi-directional power flow and also offers virtually sinusoidal input currents. The SVPWM technique improves good voltage transfer ratio with less harmonic distortion. This paper presents FPGA test bench waveforms & MATLAB simulations of SVPWM pulses and output waveforms for three phase matrix converter.

Index Terms—Matrix Converter, Space Vector Modulation, FPGA.

I. INTRODUCTION

In recent two decades, there is an observed need to increase the quality and the efficiency of the power supply and the power usage. Three phase matrix converter becomes a modern energy converter and has emerged from the previously conventional energy conversion modules. It fulfills all requirements of the conventionally used rectifier-dc link- inverter structures. Some advantages of the matrix converter are: use of direct AC-AC poly phase power conversion, inherent bidirectional power flow capability, input/output sinusoidal waveforms with variable output voltage amplitude and frequency, input power factor control despite the load in the output side and a simple, compact power circuit because of the elimination of bulky reactive elements. MC has some limitations too. The most important is the voltage transfer ratio limitation, with a maximum value of 0.86 and Lack of required Bidirectional switches. The direct connection between input and output causes a great sensibility to grid distortions \cite{1}. Fig. 1 shows three-phase AC-to-AC matrix converter with nine bi-directional switches connected in a matrix form. The switching constraints are (i) input phase can never be short circuited as the converter is supplied by voltage sources (ii) the output phases must not be left open, due to the inductive nature of the load. The input LC filter eliminates high frequency ripples in the input current and restricts the rise in voltage due to switching off the input line current. The switches can connect any input phase to any output phase at any instant and hence it is possible to synthesize the output voltages from input voltages and input currents from the output currents using a suitable modulation method (e.g. \cite{2}, \cite{3}, \cite{4}, \cite{5}).

Presently FPGA’s are replacing DSP’s in many applications due to some advantages. Multiple operations can be executed in parallel so that algorithm can run much faster which is required by the control system. The available simulation software for electronic circuits or dynamic circuits can be classified into two main categories: Programming and Block Designing. In this work a VHDL coding was written for each block and simulated in Xilinx Simulator. In this paper the application of FPGA to the indirect Space Vector PWM technique of Matrix converter is described and the test bench wave forms of each block are presented.

II. SPACE VECTOR MODULATION

The mostly used modulation method for matrix converter is the space vector Pulse Width modulation (SVPWM). The matrix converter is modelled as two stage back-to-back converters, a rectification stage to produce constant imaginary DC link voltage per switching period and an inverter stage to provide the three phase output voltage. There is fictitious DC bus without any DC energy storage component between the rectification and inversion. Using this connection,

matrix converter can be controlled as well as conventional SVM (e.g. \cite{6}, \cite{7}). In order to obtain sinusoidal input and output currents, the SVM is carried out in terms of voltage source rectifier (VSR) input phase currents and voltage source inverter (VSI) output line voltages, which is illustrated in Fig. 2 and Fig. 3 and duty cycles are calculated as follows.
A. Rectifying Stage Modulation

The expression of input current can be found in terms of switching state and DC link for rectifier side is given in (1)

\[ i_{abc} = \text{SpaSpbSpecSnaSnbSnc} \ \text{I}_{dc} + \text{I}_{dc} - \]  

(1)

An "ON" state of a switch is denoted by "1" and the "OFF" state is denoted as "0". The input phases can never be shorted; hence the allowable switching states for rectifier side are shown in Fig. 2. Now applying the three-phase to spatial (two-axis) co-ordinate transform to the allowable switching states, the vectors obtained are of constant magnitude and phase are given in (2)

\[ I_s = 2/3(i_a + i_b e^{j\pi/3} + i_c e^{j\pi}) \]  

(2)

Hence these vectors are called the switching state vectors (SSVs). These SSVs are plotted in Fig. 2 and the input current hexagon with six sectors formed by zero switching state vector as \( I_s \). The input rotating current vector \( I_{im} \) is approximated by two adjacent switching state vectors and the input current hexagon with six sectors formed by switching state vectors and the approximation of \( I_s \).

From trigonometry,

\[ I_s = |I_s| \sin (60 \theta_s) / \sin 60 \]  

\[ I_s = |I_s| \sin (\theta_s) / \sin 60 \]  

But,

\[ I_s \cdot T_s / T_c = I_c \]  

(5)

\[ I_s \cdot T_s / T_c = I_s \]  

(6)

If the duty cycle \( d_s \) is defined as

\[ d_s = T_s / T_c \]  

Then, \( d_s = m_c \cdot \sin (60 \theta_s) \)  

Similarly,

\[ d_s = T_s / T_c \]  

\[ d_s = m_c \cdot \sin (\theta_s) \]  

(9)

And Zero Timing:

\[ d_s = T_s / T_c = 1 - d_s \]  

(10)

Where, \( 0 \leq m_c \leq 1 \)  

(11)

and \( T_s \) is the total sampling or switching time.

So,

\[ I_s = I_{1s} + I_{2s} + I_{3s} \]  

(12)

B. Inverting Stage Modulation

Similarly the expression of output voltages in terms of switch states and input DC link voltage for VSI side is given as in (13)

\[ \begin{bmatrix} V_{An} \\ V_{Bn} \\ V_{Cn} \end{bmatrix} = \begin{bmatrix} SAp & SBp & SACp \\ SBp & SCp & SAbp \\ SACp & SAbp & SAp \end{bmatrix} \begin{bmatrix} V_{dc} & 0 & 0 \\ 0 & V_{dc} & 0 \\ 0 & 0 & V_{dc} \end{bmatrix} \]  

(13)

The output phases of MC should not be open circuit. The allowable switching matrices for VSI side are shown in Fig. 3. Equation (14) indicates three-phase to spatial (two axis) co-ordinate transform as VSR side,

\[ V_o = 2/3(V_{AB} + V_{BC} e^{j\pi/3} + V_{CA} e^{j2\pi/3}) \]  

(14)

The resulting switching state vectors are obtained and the VSI hexagon is formed. The desired output rotating voltage vector, is approximated by two adjacent switching state vectors and zero switching state vector at any instance shown in (15).

\[ V_o = 3 V_{om} e^{j(\omega t + \phi_0 + \phi)} \]  

(15)

Fig. 3. shows the VSI hexagon with six sectors and of \( V_o \) as,

\[ V_o = V_{oa} + V_{ob} + V_{oc} \] at any instant

\[ V_o = |V_o| \sin (60 \theta_{oa}) / \sin 60 \]  

(16)

\[ V_o = |V_o| \sin (\theta_{oa}) / \sin 60 \]  

(17)

But,

\[ V1.T_o / T_c = V_{oa} \]  

(18)

And,

\[ V2.T_o / T_c = V_{ob} \]  

(19)

Hence, \( d_o = T_o / T_c = m_o \cdot \sin (60 \theta_{oa}) \)  

\[ d_o = T_o / T_c = m_o \cdot \sin (\theta_{oa}) \]  

(20)

\[ d_o = T_o / T_c = 1 - d_o - d_o \]  

(21)

and,

\[ d_{oa} = T_{oa} / T_o = d_o \]  

(22)

where, \( 0 \leq m_o \leq (3 V_{om}) / V_{dc} \leq 1 \)

And \( T_o \) is the total sampling or switching time.

\[ V_o = V_{oa} + V_{ob} + V_{oc} \]  

(23)

The left-alignment of gate pulses for rectifier side becomes

\[ d_{oa} \cdot d_{ob} \cdot d_{oc} \]

C. Entire Matrix Converter Modulation

Now combining both the VSR and VSI modulation strategies, the switching pattern for converter is generated.
The five step left–alignment of gate pulses are formed.
\[
d_{s} = d_{a} - d_{a} = m. \sin (60^\circ - \theta_{c}). \sin (60^\circ - \theta_{r}) = T_{s}/T_{a}
\]
\[
d_{p} = d_{a} = m. \sin (\theta_{c}). \sin (60^\circ - \theta_{r}) = T_{p}/T_{a}
\]
\[
d_{in} = d_{a} = m. \sin (60^\circ - \theta_{c}). \sin (\theta_{r}) = T_{in}/T_{a}
\]
\[
d_{b} = d_{a} = m. \sin (\theta_{c}). \sin (\theta_{r}) = T_{b}/T_{a}
\]
\[
d_{c} = 1 - d_{a} = m. \sin (68^\circ - \theta_{c}). \sin (\theta_{r}) = T_{c}/T_{a}
\]

Since both the VSR and the VSI hexagons contain six sectors, there will be 36 operating sectors. For each sector the switching pattern for nine-switch matrix converter is obtained from the location of input current and output voltage rotating vectors. For this particular case during dβγ duration, I2 is active at rectifier side and V6 is active at inverter side. From switching status of both VSR and VSI part it can be seen that the input phase ‘a’ is connected with output phase ‘A’ & ‘C’, input phase ‘c’ is connected with output phase ‘B’, hence for nine-switch matrix converter S_{sa}, S_{sh}, S_{sc} are ‘ON’ [8], [9]. Similarly for dαγ duration S_{sa}, S_{sh} and S_{sc} are ON. For input phase ‘a’ is connected with output phase ‘A’, input phase ‘c’ is connected with output phase ‘B’ & ‘C’ Sector (V1–I2).

### III. FPGA IMPLEMENTATION OF SVPWM

The SVPWM method for control of the nine-switch matrix converter contains the following steps:

1. Generation of sampling interrupts from FPGA clock 50MHz.
2. Generation of address for pulse width data.
3. Loading pulse width data on a data bus in ROM.
4. Calculation of duty cycles at each sampling interval in Pulse width Timer block.
5. Generation of 9 switching pulses by using pulse width data in firing pulse block.
6. Distribution of switching pulses to nine-switch matrix converter.

Quantizer 100 Hz (voltage Sector (RYV, YBV, BRV)) & 600Hz (current sector (RYI, YBI, BRI)) blocks will give the sector selection pulses to firing logic block. These block pulses are synchronized with the master clock. The block diagram is shown in Fig. 4. Sampling timer is an auto reset count up timer and produces a pulse at the end of counting and begins counting from start. Sampler block will give the interrupt (INTRPT) at every sample instant. The RESET pin when HIGH causes the timer to begin up counting from ‘zero’ value irrespective of current value. Address counter keeps track of the address of data in memory blocks. It is incremented when it is triggered at its INTRPT pin by a pulse. It continuously outputs the address value whenever it is incremented, it sends out a pulse at the ADDR OUT pin. When the address count reaches maximum value, it is changed to zero when an interrupt comes. When the RESET pin is made HIGH, the address is made zero. ROM has a 2-Bit address bus and a 16-bit data bus. It has an Output Enable (OE) pin which has to be made HIGH in order to read data from the location specified by address on address lines. Whenever the OE pin is made HIGH, the data is output on the data bus and a pulse is output on the DATA OUT pin. Pulse width timer is employed to produce firing pulses for the gates of the MOSFETs in the converter. This is a simple countdown timer that takes 16-bit count values and down counts to zero and stops. In order to load the count value and begin the counting, a pulse is required at the START pin of the timer. While counting, the timer sends a HIGH at the PULSE pin. When the counting is finished, the PULSE pin is made LOW and a pulse is sent at the PULSE END pin. This block essentially consists of demuxes and depending on the functions given, gives the appropriate pulse to each device. There are six controlling inputs RYV, YBV, BRV, RYI, YBI, BRI that decide which output pin is to remain HIGH.

The quantizer blocks generate RY, YB and BR signals that are used to determine the sector of the voltage & current space vector as shown in Table I. The pulses produced at every 60°, when a sector begins, are fed to the RESET pins of Sampling Timer and the Address Counter. So, the circuit is synchronized with the supply at the start of every sector. In a sector, the sampling timer produces pulses after every sampling period. These pulses are fed to the INTRPT pin of the Address Counter thereby updating the address.

![Figure 4. Designed Blocks in XILINX FPGA implementation](image)

The VHDL coding was written for each block [10], [11]. The next logical step is synthesis of the design. Xilinx ISE 10.1 synthesis tool is used for the synthesis. Next implement design step is executed. Before this step the location constraints are assigned in the .ucf file. The translation step takes the .nqg file obtained during synthesis as one of its input. This results in formation of .ndg file through NGDBUILD process. Then mapping is carried out followed by place and route. Finally the .bit file generated is ready to be downloaded in to the FPGA. FPGA is configured using USB cable and program is stored in the on-board SRAM. Thus FPGA functions as the firing pulse generation circuit for the power module. The pulses generated are in accordance with the SVPWM Scheme. The value of modulation index m has been taken
constant and all firing pulses durations have been calculated using this value [8].

System design parameters
1. Sampling Frequency = 7200 Hz
2. Master clock frequency = 50MHz
3. Modulation Index (m) = 0.75

The logic circuit inside decoder generates SVPWM pattern gives below with proper switching sequence.

\[ d_\alpha \rightarrow d_\beta \rightarrow d_\mu \rightarrow d_\mu \rightarrow d_\alpha \]

The switching sequence for operation of SVPWM of Matrix converter is tabulated in Table 1 for an output frequency of 100Hz. The numbering of switches in the matrix converter are shown in Fig. 5. The switches are in a Matrix form in Fig. 5a and the switch numbering is shown in Fig. 5b.

Selected Device is xc3s500e-4fg320
Input Lines: a, b, c, Output Lines: A, B, C

IV. EXPERIMENTAL RESULTS

The Xilinx simulation result of each pulse generation block has been shown and MATLAB/Simulink of matrix converter results is also shown. The behavioural simulation was used in the Xilinx ISE 10.1 simulator. The system Designed for 50MHz clock. The simulation clock value was set to time period of 20ns and duty cycle of 50%. It can also be noted that each building block can be individually simulated to observe its behaviour.

The Test bench waveforms of each block in Fig. 6

A Sampling Block:
The input to this block is 50MHz clock. The output is an interrupt signal gives at every 138.8µs as shown in Fig. 6(a).

B Address Counter:
Whenever the interrupt comes it increments the address of pulse data and after reaching maximum address value it starts from initial value as shown in Fig. 6(b).

C Read only Memory:
When OE pulse comes the 16-bit data loads on DATA BUS depend on the address in the address bus as shown in Fig. 6(c).

D Pulse Width Timer:
Whenever the START pulse comes the PULSE has started. Pulse width depends on the data in DATABUS.

At the end of pulse small PULSE_END signal is generating as shown in Fig. 6(d).

E Firing Logic Block:
This block generates switching pulses according to the pulse width timer pulses and quantizer pulses.
The output phase voltage and current with 50Hz and 100Hz frequencies are shown in Fig. 7(a) & Fig. 7(b). Line voltage with 50Hz and 100Hz shown in Fig. 7(c). Output RMS Voltage changes as modulation index is changed (0.3 & 0.5) shown in Fig. 7(c).

<table>
<thead>
<tr>
<th>TABLE I</th>
<th>SWITCHING TABLE</th>
</tr>
</thead>
<tbody>
<tr>
<td>RYBV</td>
<td>YBRVI</td>
</tr>
<tr>
<td>1 0 1 1</td>
<td>1 0 1</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>1 0 4, 4</td>
</tr>
<tr>
<td>1 0 1</td>
<td>0 1</td>
</tr>
<tr>
<td>0 1 0</td>
<td>0 1</td>
</tr>
<tr>
<td>1 0 1 1</td>
<td>1 0 1</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>0 1</td>
</tr>
<tr>
<td>1 0 1 1</td>
<td>1 0 1</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>0 1</td>
</tr>
<tr>
<td>1 0 1 1</td>
<td>1 0</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>1 0</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>1 0</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>1 0</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>0 1</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>1 0</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>0 1</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>1 0</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>0 1</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>1 0</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>0 1</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>1 0</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>0 1</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>1 0</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>0 1</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>1 0</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>0 1</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>1 0</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>0 1</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>1 0</td>
</tr>
</tbody>
</table>

The FPGA signals can be directly interfaced to hardware.

REFERENCES


