A Low Phase Noise, Power Efficient Voltage Controlled Oscillator using 0.18-µm CMOS Technology

Ajit Samasgikar
Asst. Professor, Instrumentation Technology Department, B.V.B.College of Engineering & Technology Vidyanagar, Hubli, Karnataka
ajit_sam@bvb.edu

Abstract—A low phase noise, power efficient VCO using UMC 0.18µm CMOS technology has been proposed in this paper. The proposed VCO has a tuning range of 9.71GHz to 9.9GHz, with a phase noise of -79.88 dBc/Hz @ 600kHz offset. The \( V_{\text{in}} \) ranging between 1V - 1.5V generates sustained oscillations. The maximum power consumption of the VCO is 11.9mW using a supply voltage of 1.8V with ±10% variation.

Keywords—PLL, VCO, phase noise, tuning range, active inductor.

I. INTRODUCTION

The most critical blocks in Phase Locked Loop (PLL) are Voltage Controlled Oscillators (VCOs). They play a vital role in tuning the frequency of the PLL with the incoming frequency. With the demand for low cost and high integration of wireless transceiver building blocks, a low power design is a great concern for RF circuit design [1]. A great deal of research has focused on integrated VCOs using passive inductors, transformers and varactors, which was made possible with the advancement in CMOS technology. While evaluating the performance of VCOs, several parameters such as phase noise, tuning range, frequency, power consumption, area and cost need to be considered. All the simulations are performed using Cadence tool [5].

VCO is a circuit that outputs a signal of a certain waveform, i.e. triangular, sinusoidal etc. Basic VCO configuration consists of an LC oscillator employing both nMOS and pMOS cross-coupled pairs [4].

II. THE PROPOSED VCO ARCHITECTURE

The figure shows the basic architecture of VCO. It consists of an LC oscillator employing both NMOS and PMOS cross-coupled pairs. In this, the same bias current flows through both the NMOS and PMOS devices. Consequently for the same power consumption, the configuration yields a large negative resistance. In order to achieve a desirable control over the negative resistance and the oscillation amplitude, a current mirror is generally adopted to limit the supply current. The bias current that flows through current mirror is referred to as tail current and sets the total power dissipation [2]. Implementation and optimization of the on-chip inductors generally dominate the design and turnover time of LC based VCOs.

Varactor MOS are variable capacitors that work in accumulation mode. It is used to tune the frequency of LC tanks implemented in VCO. It is not unusual to channel significant efforts into the reduction of parasitic resistances and capacitances associated with the monolithic inductor. Their heavy influence on the inductor’s quality factor, as well as the quality factor of the LC tank speaks volumes in terms of performance degradation. However, it’s seen that the capacitance constituting the LC tank bears a finite Q-value. In addition, a part of this capacitance is voltage controlled, or in other words implemented as a varactor. The series resistance of a varactor has an overbearing influence on the overall quality factor of the tank circuit [3]. On-chip integrated inductors are preferred due to ease of packaging. An on-chip inductor’s performance is largely influenced by design parameters such as shape, width, thickness, diameter and equally by the material’s properties used in implementation.
III. MATHEMATICAL ANALYSIS OF CMOS VCO DESIGN

A 9.82GHz voltage controlled oscillator designed in 0.18u CMOS process is presented. The simulation results have shown that the circuit has a tuning range from 9.71GHz – 9.9GHz, output swing of 1.5V while consuming 11.9 mW of power. The cross-coupled transistor topology depicted in Fig. 1 is used as the design topology for several reasons. Full exploitation of differential operation mitigates undesirable common-mode effects such as extrinsic substrate and supply noise. The oscillation amplitude of this structure is a factor of two larger than that of the NMOS-only structure due to the PMOS pair, which results in a better phase noise performance for a given tail current [4]. The rise and fall time symmetry is incorporated to further reduce the 1/f noise up-conversion. The cross-coupled MOS pair acts like a negative resistance as shown in Fig.2. The negative resistance cancels the parasitic resistance of the LC element and the circuit oscillates at frequency given by

\[ \omega = \sqrt{\frac{1}{LC}} \]

IV. DESIGN STEPS

1. The design process can be summed up in following steps
2. Set \( g_{m} = \frac{g_{n}}{4} \) to improve the 1/f corner of phase noise.
   This equality gives the equation \( W_{p} = 4.77 \times W_{n} \).
3. The tail current is set depending on the power consumption limit.
4. The conductance is calculated keeping in mind the voltage swing specification. \( V_{swing} \leq I_{tank} \cdot R_{tank} \)
   The value of \( R_{tank} \) is used to calculate the value of inductor used in the oscillator.
5. To ensure start-up the \( g_{m} \) of cross-coupled devices are set 4 times more than \( C_{tank} \cdot \frac{g}{G} \geq 4 \)
6. The minimum and maximum capacitance value needed for the required tuning range of frequency is calculated as [5]
   \[ \omega_{min} = \frac{1}{L_{tank} \cdot C_{tank, max}} \]
   \[ \omega_{max} = \frac{1}{L_{tank} \cdot C_{tank, min}} \]

The design consists of an inductor and a pair of MOS varactors which are responsible for generating the oscillations. A single inductor is used in order to minimize the area of the chip and also its bulkiness [5]. Implementation and optimization of on-chip inductors generally dominates the design. The heavy influence on the inductor’s quality factor, as well as the quality factor of the LC tank degrades the overall performance. This can be recovered by the finite Q-value of the capacitor. Part of this capacitance is voltage controlled that is a varactor [7]. The MOS capacitor has a structure that is analogous to a parallel plate capacitor, with the drain, source and bulk (D, S, B) of a PMOS transistor connected together realizing one plate of the capacitor, while the polysilicon gate constituting the other.

A current mirror is generally adopted to limit the supply current. The bias current that flows through current mirror is referred to as the tail current and sets the total power dissipation. The substrates of the pair of varactors used in the VCO design are shorted. A control voltage called as Vtune is applied to the substrate of the varactor. This decides the tuning range of VCO. The Vtune ranging between 1V - 1.5V generates sustained oscillations. The design is implemented with the supply voltage of 1.8V with a tolerance of +/-10%. The supply voltage determines the type of technology applied in VLSI Design.

The circuit elements in Fig.3 are defined as follows [6]:

\[ C_{nm} = C_{gs,n} + 4C_{gd,n} \]
\[ C_{pm} = C_{gs,p} + C_{db,p} + 4C_{gd,p} \]
V. SIMULATION RESULTS

The VCO architecture as shown in fig.1 is implemented using 0.18um UMC Technology. The schematic diagram is as shown in fig.4. The physical layout of VCO with on-chip inductor is as shown in fig.5. The sustained oscillations obtained are shown in fig.5. The frequency of oscillation obtained is 9.82GHz for a $V_{ctrl}$ of 1.5 V. The minimum phase noise was -79.88 dBc/Hz at a 600kHz offset from 9.82GHz. This phase noise performance was maintained throughout the entire frequency range values between -79.88 to -82.4 dBc/Hz.
Table I. Summary of VCO Measurements

<table>
<thead>
<tr>
<th>Technology</th>
<th>0.18um UMC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>1.8V</td>
</tr>
<tr>
<td>Tuning Range</td>
<td>9.71 Hz to 9.9 GHz</td>
</tr>
<tr>
<td>Phase noise @ 600 kHz</td>
<td>-79.88 dBc/Hz</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>9.11 mW</td>
</tr>
</tbody>
</table>

Table II. Comparison of VCO’s Performance

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Technology</th>
<th>Freq. (GHz)</th>
<th>VDD (V)</th>
<th>PDD (mW)</th>
<th>Phase Noise (dBc/Hz) @ 1 MHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>0.18um</td>
<td>9.82</td>
<td>1.8</td>
<td>9.11</td>
<td>-79.88</td>
</tr>
<tr>
<td>[1]</td>
<td>0.18um</td>
<td>19.9</td>
<td>1.8</td>
<td>32</td>
<td>-111</td>
</tr>
<tr>
<td>[2]</td>
<td>0.25um</td>
<td>2.73</td>
<td>2.5</td>
<td>10</td>
<td>-102.5</td>
</tr>
<tr>
<td>[3]</td>
<td>0.18um</td>
<td>2.56</td>
<td>0.5</td>
<td>600uA</td>
<td>-120</td>
</tr>
<tr>
<td>[5]</td>
<td>0.18um</td>
<td>20.7</td>
<td>1.8</td>
<td>108.8</td>
<td>-108.67</td>
</tr>
</tbody>
</table>

VI. Conclusions

The proposed VCO has been implemented using 0.18um UMC technology and it achieves a phase noise of -79.88dBc/Hz @ 600 kHz offset. The low power is achieved by carefully designing the varactors and MOS transistors. The circuit design and layout has been done using Cadence Tools. The power dissipation of the circuit is 9.11mW. The proposed VCO has a wide tuning range from 9.71GHz to 9.9GHz.

ACKNOWLEDGMENT

I wish to acknowledge the support of Electronics and Communication Department, B.V.B.College of Engineering and Technology, for providing laboratory facility.

REFERENCES

[3] Dongmin Park and Seonghwan Cho,”A power optimized CMOS LC VCO with Wide Tuning Range in 0.5V Supply”, IEEE 2006